

REMARKS

The following remarks are responsive to the points raised by the Examiner in the non-final Office Action mailed April 25, 2003. Claims 1-27 have been previously canceled. Claims 28-41 are pending. No new matter has been introduced. Entry and reconsideration are respectfully requested.

Response to Non-Statutory Double Patenting Rejection

Claims 40 and 41 have been rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over Claim 22 of US Patent 6,199,563. The Examiner urges that:

“[a]lthough the conflicting claims are not identical, they are not patentably distinct from each other because US 6,199,563 teaches completely dipping a substrate with [a] porous layer into an etching solution and removing the porous layer while rotating the substrate and supplying ultrasonic waves (claim 41).”

Applicants traverse this rejection.

Section 804.01 of the Manual of Patent Examining Procedure (MPEP), **Prohibition of Double Patenting Rejections Under 35 U.S.C. 121**, states, in part:

“35 U.S.C. 121 authorizes the Commissioner to restrict the claims in a patent application to a single invention when independent and distinct inventions are present for examination. The third sentence of 35 U.S.C. 121 prohibits the use of a patent issuing on an application with respect to which a requirement for restriction has been made, or on an application filed as a result of such a requirement, as a reference against any divisional application, if the divisional application is filed before the issuance of the patent.”

The present application is a divisional application of US Application Serial No. 09/025,409, filed February 18, 1998, now US Patent 6,199,563 ('563 Patent), the same US Patent currently being applied by the Examiner. The present divisional application was filed (1) prior to issuance of the parent '563 Patent and (2) as a result of a restriction requirement during the

Response

pendency of the '563 Patent. The limitations recited in Claims 40 and 41 are consistent with limitations recited Claims 28-39. Accordingly, the double patenting rejection should be withdrawn.

Response to Rejection under 35 U.S.C. § 102(e)

Claims 40 and 41 have been rejected under 35 U.S.C. § 102(e) as being anticipated by Sakaguchi (US Patent 6,337,030). Applicants traverse this rejection.

The present application claims convention priority to Japanese Applications 9-038079 and 9-038080, both filed February 21, 1997, thereby entitling the instant application to an effective 35 U.S.C. § 102(e) filing date of February 21, 1997, which is prior to the January 29, 1998, effective filing date of the Sakaguchi patent. Certified copies of the above Japanese Applications were filed on April 28, 1998 in parent application 09/025,409, filed February 18, 1998, now US Patent 6,199,563, issued March 13, 2001. English translations of each of the two earlier Japanese applications were also filed in the parent '409 application on June 23, 2000. A comparison of the instant application with the English language translations of the earlier filed Japanese applications, i.e., Japanese Applications 9-038079 and 9-038080, should sufficiently demonstrate that the features of the instant application are also disclosed therein. Accordingly, the rejection under 35 U.S.C. § 102(e) should be withdrawn.

Copies of the above English language translations accompany the instant Response for the Examiner's convenience.

Allowable Subject Matter

The Examiner has allowed Claims 28-39. Applicants concur with the Examiner's allowance these claims.

CONCLUSION

Applicants respectfully submit that Claims 28-41 are in condition for allowance and a notice to that effect is earnestly solicited.

AUTHORIZATION

The Commissioner is hereby authorized to charge any additional fees, which may be required for the timely consideration of this amendment, or credit any overpayment to Deposit Account No. 13-4500, Order No. 1232-4421US1.

Respectfully submitted,
MORGAN & FINNEGAN, L.L.P.

Dated: July 9, 2003

By: 

Brian W. Brown

Registration No. 47,265

(202) 857-7887 Telephone

(202) 857-7929 Facsimile

Correspondence Address:
MORGAN & FINNEGAN, L.L.P.
345 Park Avenue
New York, New York 10154
(212) 758-4800 Telephone
(212) 751-6849 Facsimile

9/ 664, 715 # 13

D E C L A R A T I O N

I, Yukimitsu EIKAWA, residing at 7th Fl., Shuwa Kioicho Park Bldg. 3-6, Kioicho, Chiyoda-ku, Tokyo 102-0094, Japan, hereby declare that I have a thorough knowledge of Japanese and English languages, and that the attached pages contain correct translations into English of the application documents of Japanese Patent Application Nos. 9-038079 and 9-038080 filed on February 21, 1997, in the name of CANON KABUSHIKI KAISHA.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statement were made with the knowledge that willful false statements and the like so made, are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signed this 13th day of June, 2000.



Yukimitsu EIKAWA

[Name]	Kazutaka YANAGITA	
[Applicant for Patent]		
[Address/Domicile]	308-23, Shimoongatamachi, Hachioji-shi, Tokyo, Japan	
[Name]	KABUSHIKI KAISHA MARUWA SEISAKUSHO	
[Representative]	Noritoshi FURUYA	
[Applicant for Patent]		
[Identification Number]	000001007	
[Name]	CANON KABUSHIKI KAISHA	
[Representative]	Fujio MITARAI	
[Agent]		
[Identification Number]	100076428	
[Patent Attorney]		
[Name]	Yasunori OHTSUKA	
[Telephone Number]	03-5276-3241	
[Agent]		
[Identification Number]	100093908	
[Patent Attorney]		
[Name]	Kenichi MATSUMOTO	
[Telephone Number]	03-5276-3241	
[Detail of Fee(s)]		
[Register Number of Prepayment]	003458	
[Amount of Payment]	21000	
[List of attached documents]		
[Classification]	Specification	1
[Classification]	Drawing(s)	1
[Classification]	Abstract	1
[Number of General Power of Attorney]	9004561	
[Proof Required? Y/N]	Yes	

[Type of the Document] Specification

[Title of the invention] WAFER PROCESSING METHOD AND
SEMICONDUCTOR SUBSTRATE FABRICATION METHOD

[What Is Claimed Is:]

5 [Claim 1] A wafer processing method of processing a
wafer while ultrasonic waves are supplied, characterized
by comprising:

processing the wafer while entirely dipping the
wafer into a processing solution and rotating the wafer.

10 [Claim 2] A wafer processing method of processing a
wafer while ultrasonic waves are supplied, characterized
by comprising:

processing the wafer while entirely dipping the
wafer into a processing solution, and rotating and
15 vertically moving the wafer.

 [Claim 3] A wafer processing method of processing a
wafer while ultrasonic waves are supplied, characterized
by comprising:

processing the wafer while entirely dipping the
20 wafer into a processing solution and changing a position
of an ultrasonic source.

 [Claim 4] The method according to any one of claims
1 to 3, characterized in that the wafer is cleaned using
a wafer cleaning solution as the processing solution.

25 [Claim 5] The method according to any one of claims

1 to 3, characterized in that the wafer is etched using a wafer etching solution as the processing solution.

[Claim 6] The method according to any one of claims 1 to 3, characterized in that a porous silicon layer of a wafer having said porous silicon layer is etched using a porous silicon etching solution as the processing solution.

[Claim 7] The method according to any one of claims 1 to 3, characterized in that a porous silicon layer of a wafer having said porous silicon layer is etched using, as the processing solution, any one of

(a) hydrofluoric acid,

(b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric acid,

(c) buffered hydrofluoric acid,

(d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered hydrofluoric acid, and

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid.

[Claim 8] A semiconductor substrate fabrication method characterized by comprising:

the step of forming a non porous layer on a porous layer formed on a surface of a first substrate;

the step of bonding a first substrate side of a prospective structure and a second substrate prepared separately to sandwich said non porous layer between the first substrate side and said second substrate;

5 the removal step of removing said first substrate from the bonded structure to expose said porous layer on a second substrate side thereof; and

the etching step of etching said porous layer while the second substrate side on which said porous layer is
10 exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side,

the etching step rotating the second substrate side.

[Claim 9] A semiconductor substrate fabrication
15 method characterized by comprising:

the step of forming a non porous layer on a porous layer formed on a surface of a first substrate;

the step of bonding a first substrate side of a prospective structure and a second substrate prepared
20 separately to sandwich said non porous layer between the first substrate side and said second substrate;

the removal step of removing said first substrate from the bonded structure to expose said porous layer on a second substrate side thereof; and

25 the etching step of etching said porous layer while

the second substrate side on which said porous layer is exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side,

- 5 the etching step rotating and vertically moving the second substrate side.

[Claim 10] A semiconductor substrate fabrication method characterized by comprising:

- 10 the step of forming a non porous layer on a porous layer formed on a surface of a first substrate;

 the step of bonding a first substrate side of a prospective structure and a second substrate prepared separately to sandwich said non porous layer between the first substrate side and said second substrate;

- 15 the removal step of removing said first substrate from the bonded structure to expose said porous layer on a second substrate side thereof; and

20 the etching step of etching said porous layer while the second substrate side on which said porous layer is exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side,

 the etching step changing a position of an ultrasonic source.

- 25 [Claim 11] The method according to any one of claims

8 to 10, characterized in that the etching solution used in the etching step is any one of

(a) hydrofluoric acid,

(b) solution mixture prepared by adding at least
5 one of alcohol and hydrogen peroxide to hydrofluoric acid,

(c) buffered hydrofluoric acid,

(d) solution mixture prepared by adding at least
one of alcohol and hydrogen peroxide to buffered
10 hydrofluoric acid, and

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid.

[Claim 12] The method according to any one of claims 8 to 10, characterized in that the removal step
15 comprises exposing said porous layer by grinding, polishing, or etching said first substrate from a back surface.

[Claim 13] The method according to any one of claims 8 to 10, characterized in that the removal step
20 comprises separating the first substrate side and the second substrate side at a boundary of said porous layer.

[Claim 14] The method according to any one of claims 8 to 10, characterized in that said non porous layer is a single-crystal silicon layer.

25 [Claim 15] The method according to any one of claims

8 to 10, characterized in that said non porous layer is made up of a single-crystal silicon layer and a silicon oxide layer formed on said single-crystal silicon layer.

[Claim 16] The method according to any one of claims
5 8 to 10, characterized in that said non porous layer is a compound semiconductor layer.

[Claim 17] The method according to any one of claims
8 to 10, characterized in that said second substrate is a silicon substrate.

10 [Claim 18] The method according to any one of claims
8 to 10, characterized in that said second substrate is a silicon substrate having a silicon oxide film formed on a surface to be bonded to the first substrate side.

[Claim 19] The method according to any one of claims
15 8 to 10, characterized in that said second substrate is a light-transmitting substrate.

[Detailed Description of the Invention]

[0001]

[Technical Field to Which the Invention Belongs]

20 The present invention relates to a wafer processing method and a semiconductor substrate fabrication method and, more particularly, to a wafer processing method of processing a wafer while ultrasonic waves are supplied and a semiconductor substrate fabrication method
25 including the wafer processing method.

[0002]

[Prior Art]

Cleaning processing is a typical example of wafer processing. One subject of wafer cleaning is to increase
5 the speed. Japanese Patent Laid-Open No. 8-293478 has disclosed a wafer cleaning method capable of increasing the cleaning efficiency by supplying ultrasonic waves while rotating a wafer, and an apparatus for practicing this method.

10 [0003]

[Problem That the Invention Is to Solve]

The wafer cleaning method disclosed in Japanese Patent Laid-Open No. 8-293478 is based on the recognition that a wafer is most efficiently cleaned at
15 the interface between a cleaning solution and ambient atmosphere. In the wafer cleaning method, therefore, particles inevitably attach to a wafer at the interface between the cleaning solution and ambient atmosphere.

[0004]

20 In the wafer cleaning apparatus disclosed in Japanese Patent Laid-Open No. 8-293478, a cam mechanism for rotating a wafer is arranged immediately below the wafer, so a rotating force is not efficiently transmitted to the wafer. In the wafer cleaning
25 apparatus, the transmission of ultrasonic waves is

interrupted because the cam mechanism is laid out to completely shield the wafer from below. As a result, the strength of ultrasonic waves differs between the center and peripheral portion of the wafer, and the wafer
5 cannot be uniformly processed. This nonuniformity cannot be improved by rotation of the wafer.

[0005]

It is an object of the present invention to prevent contamination of a wafer by particles in various wafer
10 processes including cleaning and etching.

[0006]

It is another object of the present invention to make wafer processing uniform.

[0007]

15 [Means of Solving the Problems]

[0007]

A wafer processing method according to the present invention is a wafer processing method of processing a wafer while ultrasonic waves are supplied, characterized
20 by comprising processing the wafer while entirely dipping the wafer into a processing solution and rotating the wafer.

[0008]

A wafer processing method according to the present
25 invention is a wafer processing method of processing a

wafer while ultrasonic waves are supplied, characterized by comprising processing the wafer while entirely dipping the wafer into a processing solution, and rotating and vertically moving the wafer.

5 [0009]

A wafer processing method according to the present invention is a wafer processing method of processing a wafer while ultrasonic waves are supplied, characterized by comprising processing the wafer while entirely
10 dipping the wafer into a processing solution and changing a position of an ultrasonic source.

[0010]

The wafer processing method according to the present invention is characterized in that the wafer is
15 cleaned using a wafer cleaning solution as the processing solution.

[0011]

The wafer processing method is suitable for a method of etching the wafer using a wafer etching
20 solution as the processing solution.

[0012]

The wafer processing method is suitable for a method of etching a porous silicon layer of a wafer having the porous silicon layer using a porous silicon
25 etching solution as the processing solution.

[0013]

The wafer processing method is suitable for a method of etching a porous silicon layer of a wafer having the porous silicon layer using, as the processing
5 solution, any one of

(a) hydrofluoric acid,

(b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric acid,

10 (c) buffered hydrofluoric acid,

(d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered hydrofluoric acid, and

(e) solution mixture of hydrofluoric acid, nitric
15 acid, and acetic acid.

[0014]

A semiconductor substrate fabrication method according to the present invention is characterized by comprising the step of forming a non porous layer on a
20 porous layer formed on a surface of a first substrate, the step of bonding a first substrate side of a prospective structure and a second substrate prepared separately to sandwich the non porous layer between the first substrate side and the second substrate, the
25 removal step of removing the first substrate from the

bonded structure to expose the porous layer on a second substrate side thereof, and the etching step of etching the porous layer while the second substrate side on which the porous layer is exposed is completely dipped
5 into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side, the etching step rotating the second substrate side.

[0015]

10 A semiconductor substrate fabrication method according to the present invention is characterized by comprising the step of forming a non porous layer on a porous layer formed on a surface of a first substrate, the step of bonding a first substrate side of a
15 prospective structure and a second substrate prepared separately to sandwich the non porous layer between the first substrate side and the second substrate, the removal step of removing the first substrate from the bonded structure to expose the porous layer on a second
20 substrate side thereof, and the etching step of etching the porous layer while the second substrate side on which the porous layer is exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second
25 substrate side, the etching step rotating and vertically

moving the second substrate side.

[0016]

A semiconductor substrate fabrication method according to the present invention is characterized by comprising the step of forming a non porous layer on a porous layer formed on a surface of a first substrate, the step of bonding a first substrate side of a prospective structure and a second substrate prepared separately to sandwich the non porous layer between the first substrate side and the second substrate, the removal step of removing the first substrate from the bonded structure to expose the porous layer on a second substrate side thereof, and the etching step of etching the porous layer while the second substrate side on which the porous layer is exposed is completely dipped into an etching solution, and ultrasonic waves are supplied, thereby exposing surface of the second substrate side, the etching step changing a position of an ultrasonic bath.

[0017]

The etching solution used in the etching step is preferably any one of

(a) hydrofluoric acid,

(b) solution mixture prepared by adding at least

one of alcohol and hydrogen peroxide to hydrofluoric

acid,

(c) buffered hydrofluoric acid,

(d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered

5 hydrofluoric acid, and

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid.

[0018]

The removal step preferably comprises exposing the
10 porous layer by grinding, polishing, or etching the first substrate from a back surface.

[0009]

The removal step preferably comprises separating the first substrate side and the second substrate side
15 at a boundary of the porous layer.

[0020]

The non porous layer is preferably a single-crystal silicon layer.

[0021]

20 The non porous layer is preferably made up of a single-crystal silicon layer and a silicon oxide layer formed on the single-crystal silicon layer.

[0022]

The non porous layer is preferably a compound
25 semiconductor layer.

[0023]

The second substrate is preferably a silicon substrate.

[0024]

5 The second substrate is preferably a silicon substrate having a silicon oxide film formed on a surface to be bonded to the first substrate side.

[0025]

The second substrate is preferably a
10 light-transmitting substrate.

[0026]

[Mode of Carrying Out the Invention]

Preferred embodiments of the present invention will be described in detail below with reference to the
15 accompanying drawings.

[0027]

[First Embodiment]

Fig. 1 is a perspective view showing the schematic construction of a wafer processing apparatus according
20 to the first embodiment of the present invention. Fig. 2 is a sectional view of the wafer processing apparatus shown in Fig. 1.

[0028]

In a wafer processing apparatus 100 according to
25 this embodiment, portions which may come into contact

with a processing solution are preferably made from quartz or plastic in accordance with the intended use. Preferable examples of the plastic are a fluorine resin, vinyl chloride, polyethylene, polypropylene, 5 polybutyleneterephthalate (PBT), and polyetheretherketone (PEEK). Preferable examples of the fluorine resin are PVDF, PFA, and PTFE.

[0029]

This wafer processing apparatus 100 has a wafer 10 processing bath 10, an overflow bath 20, an ultrasonic bath 30, and a wafer rotating mechanism (52 to 59) for rotating wafers 40.

[0030]

To process wafers, the wafer processing bath 10 is 15 filled with a processing solution (e.g., an etching solution or a cleaning solution). The overflow bath 20 for temporarily storing any processing solution overflowing from the wafer processing bath 10 is provided around the upper portion of the wafer 20 processing bath 10. The processing solution temporarily stored in the overflow bath 20 is discharged from the bottom portion of the overflow bath 20 to a circulator 21 through a discharge pipe 21a. The circulator 21 removes particles by filtering the discharged processing 25 solution and supplies the processing solution to the

bottom portion of the wafer processing bath 10 through a supply pipe 21b. Consequently, particles in the wafer processing bath 10 are efficiently removed.

[0031]

5 The wafer processing bath 10 must have a depth by which the wafers 40 are completely dipped. This prevents particles from attaching to the wafers 40 at the interface between the processing solution and ambient atmosphere, and makes processing for the wafers 40
10 uniform.

[0032]

When wafers are processed by completely dipping them into the processing solution, and particles attach to the wafers in the processing solution, the particles
15 easily return into the processing solution. However, if only parts of wafers are dipped into the processing solution, particles attaching to the wafers at the interface between the processing solution and ambient atmosphere are hardly removed from the wafers, and
20 exposed to ambient atmosphere while attaching to the wafers. Particles thus attaching to wafers are scarcely removed from the wafers even by dipping the attached portions of the wafers into the processing solution again. Particularly, when the wafer surface is
25 hydrophobic (e.g., a silicon wafer not having any

silicon oxide film), particles completely attach to the wafer surface and become more difficult to remove because the wafer surface is exposed to a dry atmosphere. [0033]

5 The ultrasonic bath 30 is arranged below the wafer processing bath 10. An ultrasonic source 31 is supported by an adjusting mechanism 32 inside the ultrasonic bath 30. This adjusting mechanism 32 includes a mechanism for adjusting the vertical position of the ultrasonic source
10 31 and a mechanism for adjusting the horizontal position of the ultrasonic source 31, as mechanisms for adjusting the relative positional relationship between the ultrasonic source 31 and the wafer processing bath 10 (wafers 40). By this mechanism, ultrasonic waves to be
15 supplied to the wafer processing bath 10, more specifically, to the wafers 40 can be optimized. The ultrasonic source 31 preferably has a function of adjusting the frequency or strength of ultrasonic waves to be generated. This further optimizes the supply of
20 ultrasonic waves.

[0034]

Since the apparatus thus has the mechanism for optimizing the supply of ultrasonic waves to the wafers 40, various types of wafers can be processed. Swinging
25 the ultrasonic source 31 by the adjusting mechanism 32

while the wafers 40 are processed can make processing for the wafers 40 uniform. Changing the frequency of ultrasonic waves while the wafers 40 are processed can also make processing for the wafers 40 uniform.

5 [0035]

The ultrasonic bath 30 is filled with an ultrasonic transmitting medium (e.g., water), and this ultrasonic transmitting medium transmits ultrasonic waves to the wafer processing bath 10.

10 [0036]

The wafers 40 are held to be nearly perpendicular to the bottom surface of the wafer processing bath 10 by a wafer holder 41. The wafer holder 41 is detachable from the wafer processing bath 10. The wafer holder 41 is suitably a carrier cassette generally used. The wafer holder 41 is set at a predetermined position by positioning members 42 fixed to the bottom surface of the wafer processing bath 10.

[0037]

20 A wafer rotating member 50 for rotating the wafers 40 while vertically moving them is arranged below the wafers 40. Fig. 3 is a perspective view showing an example of the construction of the wafer rotating member 50.

25 [0038]

In the wafer rotating member 50, two wafer rotating rods 53 arranged substantially parallel to each other are coupled through connecting rods 54, and a rotating shaft 52 is coupled to almost the center of one
5 connecting rod 54. The wafer rotating member 50 is pivotally supported at the rotating shaft 52 by a shaft support portion 11. Note that another rotating shaft may be arranged on the side opposite to the rotating shaft 52.

10 [0039]

The diameter of the wafer rotating rod 53 is set much smaller than the diameter of a cylinder virtually formed upon rotation of the wafer rotating rods 53. With this setting, the transmission efficiency of a rotating
15 torque and ultrasonic waves to the wafers 40 can be increased.

Standing waves, i.e., high- and low-strength portions of ultrasonic waves are usually formed between the bottom surface of the wafer processing bath 10 and
20 the liquid surface. In this wafer processing apparatus 100, however, processing for the wafers 40 can be made uniform because the wafers 40 are rotated while being vertically moved by rotation of the wafer rotating member 50.

25 [0040]

Since the wafer rotating member 50 has the minimum member which interrupts the transmission of ultrasonic waves between the bottom surface of the wafer processing bath 10 and the wafers 40, the transmission efficiency of ultrasonic waves to the wafers 40 can be greatly increased. The wafer rotating member 50 also has a function of agitating the processing solution. This agitation also makes processing for the wafers 40 uniform.

10 [0041]

The wafer rotating rod 53 preferably has a shape that allows an increase in frictional force when it comes into contact with the wafers 40, in order to prevent the wafers 40 and the wafer rotating rod 53 from slipping upon applying ultrasonic waves.

[0042]

Figs. 6A and 6B are sectional views, respectively, showing another example of the construction of the wafer rotating rod 53. The wafer rotating rod 53 has many V-shaped grooves 53a in a saw form which engage with the wafers 40. By forming the surface of the wafer rotating rod 53 into such a shape as to pinch the wafers 40, a slip between the wafers 40 and the wafer rotating rod 53 can be suppressed upon applying ultrasonic waves.

25 [0043]

Figs. 7A and 7B are sectional views, respectively, showing still another example of the construction of the wafer rotating rod 53. The section of this wafer rotating rod 53 has a sine-wave shape. The wafer rotating rod 53 can come into substantially surface contact with the peripheral portions of the wafers 40, and can pinch the wafers 40. Therefore, a slip between the wafers 40 and the wafer rotating rod 53 is more effectively suppressed upon applying ultrasonic waves.

10 [0044]

Further, since this wafer rotating rod 53 does not have any acute-angled portion, unlike the wafer rotating rod 53 shown in Figs. 6A and 6B, particles produced upon contact with the wafers 40 can be reduced. This effect can also be achieved by forming grooves 53c with a full-wave rectifying shape.

[0045]

Figs. 8A, 8B, and 8C are views each showing an example of the shape of the section of the wafer rotating rod 53. The section of the wafer rotating rod 53 can have various shapes. For example, its section may have a circular shape as shown in Fig. 8A, an elliptic shape as shown in Fig. 8B, or a shape as shown in Fig. 8C.

25 [0046]

The rotating shaft 52 of the wafer rotating member 50 is preferably shifted from a position immediately below the barycenter of the wafers 40 toward the side wall of the wafer holder 41 (x-axis direction).

5 [0047]

Although the rotational direction of the wafer rotating rods 53 is not particularly limited, it is preferably a direction to lift the wafers 40 by the wafer rotating rod 53 closer to a position immediately below the barycenter of the wafers 40 (to be referred to as the lifting direction hereinafter), as shown in Fig. 2. This is because, if the wafer rotating rods 53 are rotated in the lifting direction, a force acts on the wafers 40 substantially vertically, and hence
10 friction between the wafers 40 and the side wall of the wafer holder 41 becomes small.

[0048]

Figs. 4A and 4B are views, respectively, showing the movement of the wafer 40 upon rotating the wafer rotating member 50 in the lifting direction. A direction A shows the lifting direction, and a direction B shows the rotational direction of the wafer 40. The wafer 40 rotates in the direction B from the state in Fig. 4A while being substantially vertically lifted by the wafer
20 rotating rod 53 on a side immediately below the

barycenter of the wafer 40. The wafer 40 passes through the state shown in Fig. 4B, and returns to the state shown in Fig. 4A after the wafer rotating rods 53 rotate through 180°. Accordingly, the wafer 40 rotates while
5 swinging vertically.

[0049]

Since the wafer rotating member 50 rotates so as to virtually form a cylinder by the two wafer rotating rods 53, it can properly transmit a rotating force to even a
10 wafer having an orientation flat. Figs. 5A and 5B are views, respectively, showing the movement of a wafer 40 having an orientation flat.

[0050]

Not to interrupt the transmission of ultrasonic
15 waves while the wafer 40 is efficiently rotated and vertically moved, the number of wafer rotating rods 53 is preferably two, as described above. However, the number of wafer rotating rods 53 may be one. Also in this case, the wafer 40 can be rotated and vertically
20 moved. As far as the interruption of the transmission of ultrasonic waves can be allowed, the number of wafer rotating rods 53 may be three or more (for example, they are cylindrically laid out).

[0051]

25 Fig. 9 is a view showing a mechanism for

transmitting a driving torque generated by a motor 59 to the rotating shaft 52 of the wafer rotating member 50. The driving torque generated by the motor 59 is transmitted to a crank 55 via a crank 58 and connecting rods 57. One end of the crank 55 is coupled to the rotating shaft 52 so as to fit thereon, whereas the other end is pivotally supported by a bearing 58. The rotating shaft 52 is pivotally supported by a bearing portion 11a formed in the shaft support portion 11, and rotates upon reception of the driving torque transmitted through the crank 55.

[0052]

The wafer rotating mechanism is not limited to the above construction, and suffices only to rotate the wafer rotating rods 11 in the same direction. For example, a bevel gear, a belt, or the like can replace the crank mechanism in order to transmit a driving torque generated by the motor 19 to the wafer rotating member 40.

[0053]

In this embodiment, the shaft support portion 11 defines the wafer 40 side and the crank 55 side in order to prevent particles produced by friction between the crank 55 and the connecting rod 57 and friction between the crank 55 and the bearing 58 from flowing to the

wafer 40 side.

[0054]

To more completely prevent particles from flowing to the wafer 40 side, the shaft support portion 11 is preferably extended to (or higher than) the upper end of the wafer processing bath 10 to divide the interior of the wafer processing bath 10 into two parts.

[0055]

However, particles produced on the crank 55 side may flow to the wafer 40 side through the bearing portion 11a, or particles may be produced at the bearing portion 11a.

[0056]

For this reason, the wafer processing apparatus 100 circulates the processing solution upward from the bottom portion of the wafer processing bath 10 by arranging supply ports 21c for supplying the processing solution to the wafer processing bath 10, near the bottom portion of the wafer processing bath 10. Further, by arranging many supply ports 21c on the wafer 40 side, the wafer processing apparatus 100 adjusts the flowing direction of the processing solution so as to prevent the processing solution on the crank 55 side from flowing to the wafer 40 side. Accordingly, contamination of the wafers 40 by particles produced on the crank 55

side can be reduced.

[0057]

The wafer processing apparatus 100 can also employ another means for preventing contamination of the wafers
5 40 by particles. For example, it is suitable to adjust the diameter of each supply port 21c.

[0058]

[Second Embodiment]

The second embodiment will exemplify a wafer
10 processing method adopting the wafer processing apparatus according to the first embodiment, and a semiconductor substrate fabrication method including this wafer processing method as part of the process.

[0059]

15 Figs. 10A to 10F are views, respectively, showing the method of fabricating a semiconductor wafer. Roughly speaking, in this fabrication method, the first substrate is prepared by forming a porous silicon layer on a single-crystal silicon substrate, forming a non
20 porous layer on the porous silicon layer, and preferably forming an insulating film on the non porous layer. The first structure and a second substrate prepared separately are so bonded as to sandwich the insulating film between them. After that, the single-crystal
25 silicon substrate is removed from the back surface of

the first substrate, and the porous silicon layer is etched to fabricate a semiconductor substrate.

[0060]

The method of fabricating a semiconductor substrate
5 will be described in detail below with reference to Figs. 10A to 10F.

[0061]

A single-crystal Si substrate 501 for forming the first substrate is prepared, and a porous Si layer 502
10 is formed on the major surface of the single-crystal Si substrate 501 (Fig. 10A). At least one non porous layer 503 is formed on the porous Si layer 502 (Fig. 10B). Preferable examples of the non porous layer 503 are a single-crystal Si layer, a poly-Si layer, an amorphous
15 Si layer, a metal film layer, a compound semiconductor layer, and a superconductor layer. An element such as MOSFET may be formed on the non porous layer 503.

[0062]

An SiO₂ layer 504 is preferably formed as another
20 non porous layer on the non porous layer 503, and used as the first substrate (Fig. 10C). The SiO₂ layer 504 is useful because, when the first substrate and a second substrate 505 are bonded in the subsequent step, the interface energy at the bonded interface can be removed
25 from an active layer.

[0063]

The first substrate and the second substrate 505 are tightly bonded at room temperature so as to sandwich the SiO₂ layer 504 between them (Fig. 10D). This bonding
5 may be strengthened by performing anodic bonding, pressurization, or heat treatment, as needed, or a combination of them.

[0064]

When a single-crystal Si layer is formed as the non
10 porous layer 503, the first substrate is preferably bonded to the second substrate 505 after the SiO₂ layer 504 is formed on the surface of the single-crystal Si layer by thermal oxidization or the like.

[0065]

15 Preferable examples of the second substrate 505 are an Si substrate, a substrate having an SiO₂ layer formed on an Si substrate, a light-transmitting substrate such as a quartz substrate or the like, and a sapphire substrate. The second substrate 505 suffices to have a
20 flat surface to be bonded, and may be another type of substrate.

[0066]

Fig. 10D shows the bonded state of the first and second substrates via the SiO₂ layer 504. The SiO₂ layer
25 504 need not be formed when the non porous layer 503 or

the second substrate is not Si.

[0067]

In bonding, a thin insulating plate may be inserted between the first and second substrates.

5 [0068]

The first substrate is removed from the second substrate at the boundary of the porous Si layer 502 (Fig. 10E). The removal method includes the first method (of discarding the first substrate) using grinding,
10 polishing, etching, or the like, and the second method of separating the first and second substrates at the boundary of the porous layer 502. In the second method, the first substrate can be recycled by removing porous Si left on the separated first substrate, and
15 planarizing the surface of the first substrate, as needed.

[0069]

The porous Si layer 502 is selectively etched and removed (Fig. 10F). The wafer processing apparatus 100
20 is suitable for this etching. Since this wafer processing apparatus supplies ultrasonic waves while completely dipping a wafer (in this case, the wafer shown in Fig. 10E) into an etching solution and moving (e.g., rotating or vertically moving) it, the wafer is
25 hardly contaminated by particles, and the etching is

made uniform. According to this wafer processing apparatus, the etching time is shortened, and the etching selectivity between the non porous layer 503 and the porous layer 504 increases. The etching time is
5 shortened because etching is promoted by ultrasonic waves, and the etching selectivity increases because the promotion of etching by ultrasonic waves is more remarkable on the porous layer 504 than on the non porous layer 503.

10 [0070]

When the non porous layer 503 is single-crystal Si, the following etching solutions are suited in addition to a general etching solution for Si.

[0071]

15 (a) hydrofluoric acid

(b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric acid

(c) buffered hydrofluoric acid

20 (d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered hydrofluoric acid

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid

25 Using these etching solutions, the porous layer 502

can be selectively etched to leave the underlying non porous layer 503 (single-crystal Si). The porous layer 502 is readily selectively etched by these etching solutions because porous Si has an enormous surface area and hence etching of the porous Si progresses at a very high speed in comparison with the non porous Si layer.

[0072]

Fig. 10E schematically shows a semiconductor substrate obtained by the above fabrication method.

10 According to this fabrication method, the flat non porous layer 503 (e.g., single-crystal Si layer) is uniformly formed on the entire surface of the second substrate 505.

[0073]

15 For example, if an insulating substrate is employed as the second substrate 505, the semiconductor substrate obtained by the above fabrication method is effectively used to form insulated electronic elements.

[0074]

20 Examples of the wafer processing performed by the wafer processing apparatus 100 and the semiconductor wafer fabrication method including the wafer processing as part of the process will be described below.

[0075]

25 [Example 1]

This example is directed to cleaning processing.

[0076]

Wafers were set in the wafer processing bath 10
filled with ultrapure water, and ultrasonic waves of
5 about 1 MHz were applied to clean the wafers while the
wafers were rotated. By this cleaning, 90% or more of
particles on the wafer surfaces were removed. Also, this
removal of particles was done uniformly on the wafer
surface.

10 [0077]

[Example 2]

This example concerns cleaning processing using a
solution mixture of ammonia, hydrogen peroxide, and
ultrapure water. Cleaning using this solution mixture is
15 suited to particle removal from the surface of a silicon
wafer.

[0078]

Silicon wafers were set in the wafer processing
bath 10 filled with a solution mixture of ammonia,
20 hydrogen peroxide, and ultrapure water at about 80°C.
While the wafers were rotated, ultrasonic waves of about
1 MHz were applied to clean the wafers. By this cleaning,
95% or more of particles were removed from the wafer
surfaces. Also, this removal of particles was done
25 uniformly on the wafer surface.

[0079]

[Example 3]

This example pertains to etching of a silicon layer.

[0080]

5 Silicon wafers were set in the wafer processing bath 10 filled with a solution mixture prepared by mixing hydrofluoric acid, nitric acid, and acetic acid at a ratio of 1 : 200 : 200. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied
10 to etch the wafer surfaces for 30 sec. Consequently, the silicon wafers were uniformly etched by about 1.0 μm . The uniformity of the etching rate was $\pm 5\%$ or less on the wafer surface and between the wafers.

[0081]

15 [Example 4]

This example relates to etching of an SiO_2 layer. Hydrofluoric acid is suitable for the etching of an SiO_2 layer.

[0082]

20 Wafers on which an SiO_2 layer was formed were set in the wafer processing bath 10 filled with 1.2% hydrofluoric acid. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied to etch the SiO_2 layer for 30 sec. Consequently, the SiO_2 layer
25 was uniformly etched by about 4 nm. The uniformity of

the etching rate was $\pm 3\%$ or less on the wafer surface and between the wafers.

[0083]

[Example 5]

- 5 This example is about to etching of an Si_3N_4 layer. Hot concentrated phosphoric acid is suitable for the etching of an Si_3N_4 layer.

[0084]

- 10 Wafers on which an Si_3N_4 layer was formed were set in the wafer processing bath 10 filled with hot concentrated phosphoric acid. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied to etch the Si_3N_4 layer. Consequently, the Si_3N_4 layer was uniformly etched by about 100 nm. The uniformity of
- 15 the etching rate was $\pm 3\%$ or less on the wafer surface and between the wafers.

[0085]

[Example 6]

- 20 This example exemplifies to etching of a porous silicon layer. A solution mixture of hydrofluoric acid, hydrogen peroxide, and ultrapure water is suitable for the etching of a porous silicon layer.

[0086]

- 25 Wafers having a porous silicon layer were set in the wafer processing bath 10 filled with a solution

mixture of hydrofluoric acid, hydrogen peroxide, and
ultrapure water. While the wafers were rotated,
ultrasonic waves of about 0.25 MHz were applied to etch
the porous silicon layer. Consequently, the porous
5 silicon layer was uniformly etched by 5 μm . The
uniformity of the etching rate was $\pm 3\%$ or less on the
wafer surface and between the wafers.

[0087]

Note that the mechanism of etching of porous
10 silicon is disclosed in K. Sakaguchi et al., Jpn. J.
Appl. Phys. Vol. 34, part 1, No. 2B, 842-847 (1995).
According to this reference, porous silicon is etched
when an etching solution penetrates into the pores of
porous silicon by a capillary action and etches the
15 walls of the pores. As the walls of the pores become
thinner, these walls cannot support themselves beyond
some point. Finally, the porous layer entirely collapses
to complete the etching.

[0088]

20 [Example 7]

This example concerns an SOI wafer fabrication
method. Figs. 10A to 10F are sectional views showing the
steps of the SOI wafer fabrication method according to
this example.

25 [0089]

First, a single-crystal Si substrate 501 for forming a first substrate was anodized in an HF solution to form a porous Si layer 502 (Fig. 10A). The anodization conditions were as follows.

5 [0090]

Current density: 7 (mA/cm²)

Anodizing solution : HF : H₂O : C₂H₅OH = 1 : 1 : 1

Time : 11 (min)

Porous Si thickness : 12 (μm)

10 Subsequently, the resultant substrate was allowed to oxidize in an oxygen atmosphere at 400°C for 1 h. By this oxidation, the inner walls of pores of the porous Si layer 502 were covered with a thermal oxide film.

[0091]

15 A 0.30-μm thick single-crystal Si layer 503 was epitaxially grown on the porous Si layer 502 by a CVD (Chemical Vapor Deposition) process (Fig. 10B). The epitaxial growth conditions were as follows.

[0092]

20 Source gas: SiH₂Cl₂/H₂

Gas flow rates : 0.5/180 (l/min)

Gas pressure : 80 (Torr)

Temperature : 950 (°C)

Growth rate : 0.3 (μm/min)

25 Next, a 200-nm thick SiO₂ layer 504 was formed on

the single-crystal Si layer (epitaxial layer) 503 by thermal oxidation (Fig. 10C).

[0093]

The first substrate thus formed as shown in
5 Fig. 10C and an Si substrate 505 as a second substrate were so bonded as to sandwich the SiO₂ layer 504 (Fig. 10D).

[0094]

The single-crystal Si substrate 501 was removed
10 from the first substrate to expose the porous Si layer 502 (Fig. 10E).

[0095]

The wafers shown in Fig. 10E were set in the wafer processing bath 10 filled with a solution mixture of
15 hydrofluoric acid, hydrogen peroxide, and ultrapure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous Si layer 502 (Fig. 10F). The uniformity of the etching rate of the porous Si layer 502 was $\pm 5\%$ or less on the wafer
20 surface and between the wafers. By applying ultrasonic waves while wafers are rotated as described above, it is possible to uniformly promote the collapse (etching) of porous Si on the wafer surface and between the wafers.

[0096]

25 In the etching of the porous Si layer 502, the

single-crystal Si layer (epitaxial layer) 503 functions as an etching stop layer. Therefore, the porous Si layer 502 is selectively etched on the entire surface of the wafer.

5 [0097]

That is, the rate at which the single-crystal Si layer 503 is etched by the etching solution described above is very low, so the etching selectivity of the porous Si layer 502 to the single-crystal Si layer 503 is 10^5 or more. Accordingly, the etching amount of the single-crystal Si layer 503 is about a few tens of μm and practically negligible.

[0098].

Fig. 10F shows the SOI wafer obtained by the above steps. This SOI wafer has the 0.2- μm thick single-crystal Si layer 503 on the SiO_2 layer 504. The film thickness of this single-crystal Si layer 503 was measured at one hundred points over the entire surface and found to be $201 \text{ nm} \pm 4 \text{ nm}$.

20 [0099]

In this example, a heat treatment was further performed in a hydrogen atmosphere at 1100°C for about 1 h. When the surface roughness of the resultant SOI wafers was evaluated with an atomic force microscope (AFM), the root-mean-square of the surface roughness in

a square region of 5 μm side was about 0.2 nm. This quality is equivalent to that of common Si wafers on the market.

[0100]

5 Also, after the above heat treatment the cross-sections of the SOI wafers were observed with a transmission electron microscope. As a consequence, no new crystal defects were produced in the single-crystal Si layer 503, indicating that high crystallinity was
10 maintained.

[0101]

It is possible to form an SiO_2 film on the single-crystal Si film (epitaxial layer) 503 of the first substance as described above, on the surface of
15 the second substrate 505, or on both. In any of these cases, results similar to these described above were obtained.

[0102]

Furthermore, even when a light-transmitting wafer
20 such as a quartz wafer was used as the second substrate, a high-quality SOI wafer could be formed by the above fabrication steps. However, the heat treatment in the hydrogen atmosphere was performed at a temperature of 1,000°C or less in order to prevent slip in the
25 single-crystal Si layer 503 caused by the difference

between the thermal expansion coefficients of the quartz
(second substrate) and the single-crystal Si layer 503.

[0103]

[Example 8]

5 This example is directed to another SOI wafer
fabrication method. Fabrication steps which can be
expressed by drawings are the same as those shown in
Figs. 10A to 10F, so the method will be described below
with reference to Figs. 10A to 10F.

10 [0104]

First, a single-crystal Si substrate 501 for
forming a first substrate was anodized in an HF solution
to form a porous Si layer 502 (Fig. 10A). The
anodization conditions were as follows.

15 [0105]

First stage:

Current density : 7 (mA/cm²)

Anodizing solution : HF : H₂O : C₂H₅OH = 1 : 1 : 1

Time : 5 (min)

20 Porous Si thickness : 5.5 (μm)

Second stage:

Current density : 21 (mA/cm²)

Anodizing solution : HF : H₂O : C₂H₅OH = 1 : 1 : 1

Time : 20 (sec)

25 Porous Si thickness : 0.5 (μm)

Subsequently, the resultant substrate was allowed to oxidize in an oxygen atmosphere at 400°C for 1 h. By this oxidation, the inner walls of pores of the porous Si layer 502 were covered with a thermal oxide film.

5 [0106]

A 0.15- μm thick single-crystal Si layer 503 was epitaxially grown on the porous Si layer 502 by a CVD (Chemical Vapor Deposition) process (Fig. 10B). The epitaxial growth conditions were as follows.

10 [0107]

Source gas: $\text{SiH}_2\text{Cl}_2/\text{H}_2$

Gas flow rates : 0.5/180 (l/min)

Gas pressure : 80 (Torr)

Temperature : 950 (°C)

15 Growth rate : 0.3 ($\mu\text{m}/\text{min}$)

Next, a 100-nm thick SiO_2 layer 504 was formed on the single-crystal Si layer (epitaxial layer) 503 by oxidation (Fig. 10C).

[0108]

20 The first substrate thus formed as shown in Fig. 10C and a second Si substrate 505 were so bonded as to sandwich the SiO_2 layer 504 (Fig. 10D).

[0109]

The bonded wafers was separated into two wafers
25 from the porous Si layer formed at a current density of

21 mA/cm² (second stage), thereby exposing the porous Si layer 503 to the surface of the second substrate 505 (Fig. 10E). Examples of the method of separating the bonded wafers are 1) mechanically pulling the two
5 substrates, 2) twisting the substrates, 3) pressurizing the substrates, 4) driving a wedge between the substrates, 5) peeling the substrates by oxidizing from their end faces, 6) using thermal stress, and 7) applying ultrasonic waves, and it is possible to
10 selectively use any of these methods.

[0110]

The wafers shown in Fig. 10E were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and ultrapure
15 water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous Si layer 502 (Fig. 10F). The uniformity of the etching rate of the porous Si layer 502 was $\pm 5\%$ or less on the wafer surface and between the wafers. By applying ultrasonic
20 waves while wafers are rotated as described above, it is possible to uniformly promote the collapse (etching) of porous Si on the wafer surface and between the wafers.

[0111]

In the etching of the porous Si layer 502, the
25 single-crystal Si layer (epitaxial layer) 503 functions

as an etching stop layer. Therefore, the porous Si layer 502 is selectively etched on the entire surface of the wafer.

[0112]

5 That is, the rate at which the single-crystal Si layer 503 is etched by the etching solution described above is very low, so the etching selectivity of the porous Si layer 502 to the single-crystal Si layer 503 is 10^5 or more. Accordingly, the etching amount of the
10 single-crystal Si layer 503 is about a few tens of μm and practically negligible.

[0113]

Fig. 10F shows the SOI wafer obtained by the above steps. This SOI wafer has the 0.1- μm thick
15 single-crystal Si layer 503 on the SiO_2 layer 504. The film thickness of this single-crystal Si layer 503 was measured at one hundred points over the entire surface and found to be $101 \text{ nm} \pm 3 \text{ nm}$.

[0114]

20 In this example, a heat treatment was further performed in a hydrogen atmosphere at $1,100^\circ\text{C}$ for about 1 h. When the surface roughness of the resultant SOI wafers was evaluated with an atomic force microscope (AFM), the root-mean-square of the surface roughness in
25 a square region of 5 μm side was about 0.2 nm. This

quality is equivalent to that of common Si wafers on the market.

[0115]

Also, after the above heat treatment the cross-
5 sections of the SOI wafers were observed with a
transmission electron microscope. As a consequence, no
new crystal defects were produced in the single-crystal
Si layer 503, indicating that high crystallinity was
maintained.

10 [0116]

It is possible to form an SiO_2 film on the
single-crystal Si film (epitaxial layer) 503 of the
first substrate as described above, on the surface of
the second substrate 505, or on both. In any of these
15 cases, results similar to these described above were
obtained.

[0117]

Furthermore, even when a light-transmitting wafer
such as a quartz wafer was used as the second substrate,
20 a high-quality SOI wafer could be formed by the above
fabrication steps. However, the heat treatment in the
hydrogen atmosphere was performed at a temperature of
1,000°C or less in order to prevent slip in the
single-crystal Si layer 503 caused by the difference
25 between the thermal expansion coefficients of the quartz

(second substrate) and the single-crystal Si layer 503.

[0118]

In this example, the first substrate (to be referred to as the separated substrate hereinafter) obtained by separating the bonded wafers into two wafers can be reused. That is, the separated substrate can be reused as the first or second substrate by selectively etching the porous Si film remaining on the surface of the substrate by the same etching method as for the porous Si film described above and processing the resultant material (e.g., annealing in a hydrogen processing or a surface treatment such as surface polishing).

[0119]

In examples 7 and 8 described above, epitaxial growth is used to form a single-crystal Si layer on a porous Si layer. However, it is also possible to use other various methods such as CVD, MBE, sputtering, and liquid phase growth in the formation of a single-crystal Si layer.

[0120]

Also, a semiconductor layer of a single-crystal compound such as GaAs or InP can be formed on a porous Si layer by epitaxial growth. If this is the case, wafers suited to high-frequency devices such as "GaAs on

Si" and "GaAs on Glass (Quartz)" and OEIC can be made.

[0121]

Furthermore, although a solution mixture of 49% hydrofluoric acid and 30% hydrogen peroxide is suitable
5 for an etching solution for selectively etching a porous Si layer, the following etching solutions are also suited. This is so because porous Si has an enormous surface area and hence can be readily selectively etched.

[0122]

10 (a) hydrofluoric acid

(b) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to hydrofluoric acid

(c) buffered hydrofluoric acid

15 (d) solution mixture prepared by adding at least one of alcohol and hydrogen peroxide to buffered hydrofluoric acid

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid

20 Note that the other fabrication steps are not limited to the conditions in the above examples, and so other various conditions can be used.

[0123]

[Effect of the Invention]

25 The present invention can reduce contamination of

wafers by particles and make wafer processing uniform.

[0124]

[Brief Description of the Drawings]

[Fig. 1]

5 Fig. 1 is a perspective view showing the schematic construction of a wafer processing apparatus according to the first embodiment of the present invention;

[Fig. 2]

10 Fig. 2 is a sectional view of the wafer processing apparatus shown in Fig. 1;

[Fig. 3]

 Fig. 3 is a perspective view showing an example of the construction of a wafer rotating member;

[Fig. 4]

15 Figs. 4A and 4B are views, respectively, showing the movement of a wafer when the wafer rotating member is rotated in a lifting direction;

[Fig. 5]

20 Figs. 5A and 5B are views, respectively, showing the movement of a wafer having an orientation flat;

[Fig. 6]

 Figs. 6A and 6B are sectional views, respectively, showing another example of the construction of a wafer rotating rod;

25 [Fig. 7]

Figs. 7A and 7B are sectional views, respectively, showing still another example of the construction of the wafer rotating rod;

[Fig. 8]

5 Figs. 8A to 8C are views each showing an example of the shape of the section of the wafer rotating rod;

[Fig. 9]

Fig. 9 is a view showing a mechanism for transmitting a driving torque generated by a motor to
10 the rotating shaft of the wafer rotating member; and

[Fig. 10]

Figs. 10A to 10F are views, respectively, showing the method of fabricating a semiconductor wafer.

[Description of the Reference Numerals]

- 15 10 wafer processing bath
- 11 shaft support portion
- 11a bearing portion
- 20 overflow bath
- 21 circulator
- 20 21a discharge pipe
- 21b supply pipe
- 21c supply port
- 30 ultrasonic bath
- 31 ultrasonic source
- 25 32 adjusting mechanism

- 40 wafer
- 41 wafer holder
- 42 positioning member
- 50 wafer rotating member
- 5 52 rotating shaft
- 53 wafer rotating rod
- 53a-53c V-shaped groove
- 54 connecting rod
- 55 crank
- 10 57 connecting rod
- 58 crank
- 59 motor
- 100 wafer processing apparatus
- 501 single-crystal Si substrate
- 15 502 porous Si layer
- 503 non porous layer
- 504 SiO₂ layer
- 505 second substrate

ABSTRACT OF THE DISCLOSURE

An ultrasonic bath (30) is arranged below a wafer processing bath (10). Wafers (40) are processed while ultrasonic waves are transmitted from the ultrasonic
5 bath (30) to the wafer processing bath (10). The wafers (40) are processed while being entirely dipped into the wafer processing bath (10) and rotated by wafer rotating rods (53).

FIG. 1




FIG. 2




FIG. 3




FIG. 4






FIG. 5

(a)



(b)





FIG. 6

(a)



(b)





FIG. 7

(a)



(b)






FIG. 8

(a)



(b)



(c)




FIG. 9










FIG. 10



9/ 664,715

13

Translation of Japanese Patent Application No. 9-038080

[Type of Document(s)] Application for Patent

[Reference Number] 3426096

[Filing Date] February 21, 1997

[Addressee] Director-General of
the Patent Office, Esq.

[International Patent
Classification]

H01L 21/306

[Title of The Invention] WAFER PROCESSING
APPARATUS

[Number of Claim(s)] 20

[Inventor(s)]

[Address/Domicile] c/o KABUSHIKI KAISHA
MARUWA SEISAKUSHO,
308-23, Shimoongatamachi,
Hachioji-shi, Tokyo,
Japan

[Name] Fumio UEHARA

[Inventor(s)]

[Address/Domicile] c/o KABUSHIKI KAISHA,
MARUWA SEISAKUSHO,
308-23, Shimoongatamachi
Hachioji-shi, Tokyo,
Japan

[Name] Masakazu HARADA

[Inventor(s)]

[Address/Domicile] c/o CANON KABUSHIKI KAISHA,
30-2, Shimomaruko 3-chome,
Ohta-ku, Tokyo, Japan

[Name] Kiyofumi SAKAGUCHI

[Inventor(s)]

[Address/Domicile] c/o CANON KABUSHIKI KAISHA,
30-2, Shimomaruko 3-chome,
Ohta-ku, Tokyo, Japan

[Name] Kazutaka YANAGITA

[Applicant for Patent]

[Address/Domicile]	308-23, Shimoongatamachi, Hachioji-shi, Tokyo, Japan	
[Name]	KABUSHIKI KAISHA MARUWA SEISAKUSHO	
[Representative]	Noritoshi FURUYA	
[Applicant for Patent]		
[Identification Number]	000001007	
[Name]	CANON KABUSHIKI KAISHA	
[Representative]	Fujio MITARAI	
[Agent]		
[Identification Number]	100076428	
[Patent Attorney]		
[Name]	Yasunori OHTSUKA	
[Telephone Number]	03-5276-3241	
[Agent]		
[Identification Number]	100093908	
[Patent Attorney]		
[Name]	Kenichi MATSUMOTO	
[Telephone Number]	03-5276-3241	
[Detail of Fee(s)]		
[Register Number of Prepayment]	003458	
[Amount of Payment]	21000	
[List of attached documents]		
[Classification]	Specification	1
[Classification]	Drawing(s)	1
[Classification]	Abstract	1
[Number of General Power of Attorney]	9004561	
[Proof Required? Y/N]	Yes	

[Type of the Document] Specification

[Title of the invention] WAFER PROCESSING APPARATUS

[What Is Claimed Is:]

[Claim 1] A wafer processing apparatus for
5 processing a wafer by dipping the wafer into a
processing solution, characterized by comprising:
a processing bath having a depth that allows to
completely dip the wafer into the processing solution;
wafer rotating means for rotating one or a
10 plurality of wafers held by a wafer holder by using a
wafer rotating member which rotates about a shaft
shifted from a portion immediately below a barycenter of
the one or plurality of wafers; and
ultrasonic generating means for generating
15 ultrasonic waves in said processing bath.

[Claim 2] The apparatus according to claim 1,
characterized in that only said wafer rotating member is
arranged as a member for transmitting a rotating force
to the wafer below the one or plurality of wafers held
20 by said wafer holder.

[Claim 3] The apparatus according to claim 1 or 2,
characterized in that said wafer rotating member
comprises at least one rod member substantially parallel
to said shaft, and said rod member rotates about said
25 shaft.

[Claim 4] The apparatus according to claim 3, characterized in that said rod member has a diameter much smaller than a diameter of a cylinder virtually formed upon rotation of said rod member about said shaft.

5 [Claim 5] The apparatus according to claim 3, characterized in that said rod member has a groove which engages with a peripheral portion of the wafer.

[Claim 6] The apparatus according to claim 5, characterized in that the groove has a V shape.

10 [Claim 7] The apparatus according to claim 3, characterized in that a section of said rod member taken along said shaft has a substantially sine-wave shape.

[Claim 8] The apparatus according to claim 3, characterized in that a section of said rod member taken
15 along said shaft has a substantially full-wave rectifying shape.

[Claim 9] The apparatus according to claim 1 or 2, characterized in that said wafer rotating means further comprises driving force generating means arranged
20 outside said processing bath, and driving force transmission means for transmitting a driving force generated by said driving force generating means to said wafer rotating member and rotating said wafer rotating member.

25 [Claim 10] The apparatus according to claim 9,

characterized by further comprising a dividing member for dividing an interior of said processing bath into a processing wafer side and a side of said driving force transmission means.

5 [Claim 11] The apparatus according to claim 9 or 10, characterized in that said driving force transmission means transmits the driving force generated by said driving force generating means through a crank mechanism.

10 [Claim 12] The apparatus according to claim 1 or 2, characterized in that said processing bath comprises a circulating mechanism having an overflow bath.

15 [Claim 13] The apparatus according to claim 12, characterized in that said circulating mechanism comprises contamination reducing means for reducing contamination of the wafer by particles.

 [Claim 14] The apparatus according to claim 13, characterized in that said contamination reducing means comprises a filter.

20 [Claim 15] The apparatus according to claim 13, characterized in that said contamination reducing means comprises means for adjusting flow of the processing solution in said processing bath.

25 [Claim 16] The apparatus according to claim 1 or 2, characterized in that said ultrasonic generating means comprises an ultrasonic bath and an ultrasonic source,

and said processing bath receives ultrasonic waves through an ultrasonic transmitting medium set in said ultrasonic bath.

[Claim 17] The apparatus according to claim 1 or 2,
5 characterized by further comprising driving means for changing a relative positional relationship between said ultrasonic source and a wafer to be processed.

[Claim 18] The apparatus according to claim 17,
characterized in that said driving means moves said
10 ultrasonic source within said ultrasonic bath.

[Claim 19] The apparatus according to claim 1 or 2,
characterized in that at least portions of constituent members of said processing bath and said wafer rotating means which may come into contact with the processing
15 solution are made of one material selected from the group consisting of quartz and plastic.

[Claim 20] The apparatus according to claim 1 or 2,
characterized in that at least portions of constituent members of said processing bath and said wafer rotating
20 means which may come into contact with the processing solution are made of one material selected from the group consisting of a fluorine resin, vinyl chloride, polyethylene, polypropylene, polybutyleneterephthalate (PBT), and polyetheretherketone (PEEK).

25 [Detailed Description of the Invention]

[0001]

[Technical Field to Which the Invention Belongs]

The present invention relates to a wafer processing apparatus, more particularly, to a wafer processing
5 apparatus for processing a wafer by dipping it into a processing solution.

[0002]

[Prior Art]

Cleaning processing is a typical example of wafer
10 processing. One subject of wafer cleaning is to increase the speed. Japanese Patent Laid-Open No. 8-293478 has disclosed a wafer cleaning method capable of increasing the cleaning efficiency by supplying ultrasonic waves while rotating a wafer, and an apparatus for practicing
15 this method.

[0003]

[Problem That the Invention Is to Solve]

The wafer cleaning method disclosed in Japanese Patent Laid-Open No. 8-293478 is based on the
20 recognition that a wafer is most efficiently cleaned at the interface between a cleaning solution and ambient atmosphere. In the wafer cleaning method, therefore, particles inevitably attach to a wafer at the interface between the cleaning solution and ambient atmosphere.

25 [0004]

In the wafer cleaning apparatus disclosed in Japanese Patent Laid-Open No. 8-293478, a cam mechanism for rotating a wafer is arranged immediately below the wafer, so a rotating force is not efficiently
5 transmitted to the wafer. In the wafer cleaning apparatus, the transmission of ultrasonic waves is interrupted because the cam mechanism is laid out to completely shield the wafer from below. As a result, the strength of ultrasonic waves differs between the center
10 and peripheral portion of the wafer, and the wafer cannot be uniformly processed. This nonuniformity cannot be improved by rotation of the wafer.

[0005]

It is an object of the present invention to prevent
15 contamination of a wafer by particles in various wafer processes including cleaning and etching.

[0006]

It is another object of the present invention to make wafer processing uniform.

20 [0007]

[Means of Solving the Problems]

A wafer processing apparatus according to the present invention is a wafer processing apparatus for processing a wafer by dipping the wafer into a
25 processing solution, characterized by comprising a

processing bath having a depth that allows to completely dip the wafer into the processing solution, wafer rotating means for rotating one or a plurality of wafers held by a wafer holder by using a wafer rotating member
5 which rotates about a shaft shifted from a portion immediately below a barycenter of the one or plurality of wafers, and ultrasonic generating means for generating ultrasonic waves in the processing bath.

[0008]

10 In the wafer processing apparatus, only the wafer rotating member is preferably arranged as a member for transmitting a rotating force to the wafer below the one or plurality of wafers held by the wafer holder.

[0009]

15 In the wafer processing apparatus, the wafer rotating member preferably comprises at least one rod member substantially parallel to the shaft, and the rod member preferably rotates about the shaft.

[0010]

20 In the wafer processing apparatus, the rod member preferably has a diameter much smaller than a diameter of a cylinder virtually formed upon rotation of the rod member about the shaft.

[0011]

25 In the wafer processing apparatus, the rod member

preferably has a groove which engages with a peripheral portion of the wafer.

[0012]

In the wafer processing apparatus, a section of the
5 rod member taken along the shaft preferably has a substantially sine-wave shape.

[0013]

In the wafer processing apparatus, a section of the rod member taken along the shaft preferably has a
10 substantially full-wave rectifying shape.

[0014]

In the wafer processing apparatus, the wafer rotating means preferably further comprises driving force generating means arranged outside the processing
15 bath, and driving force transmission means for transmitting a driving force generated by the driving force generating means to the wafer rotating member and rotating the wafer rotating member.

[0015]

20 The wafer processing apparatus preferably further comprises a dividing member for dividing an interior of the processing bath into a processing wafer side and a side of the driving force transmission means.

[0016]

25 In the wafer processing apparatus, the driving

force transmission means preferably transmits the driving force generated by the driving force generating means through a crank mechanism.

[0017]

- 5 In the wafer processing apparatus, the processing bath preferably comprises a circulating mechanism having an overflow bath.

[0018]

- 10 In the wafer processing apparatus, the circulating mechanism preferably comprises contamination reducing means for reducing contamination of the wafer by particles.

[0019]

- 15 In the wafer processing apparatus, the contamination reducing means preferably comprises a filter.

[0020]

- 20 In the wafer processing apparatus, the contamination reducing means preferably comprises means for adjusting flow of the processing solution in the processing bath.

[0021]

- 25 In the wafer processing apparatus, the ultrasonic generating means preferably comprises an ultrasonic bath and an ultrasonic source, and the processing bath

preferably receives ultrasonic waves through an ultrasonic transmitting medium set in the ultrasonic bath.

[0022]

- 5 The wafer processing apparatus preferably further comprises driving means for changing a relative positional relationship between the ultrasonic source and a wafer to be processed.

[0023]

- 10 In the wafer processing apparatus, the driving means preferably moves the ultrasonic source within the ultrasonic bath.

[0024]

- In the wafer processing apparatus, at least
15 portions of constituent members of the processing bath and the wafer rotating means which may come into contact with the processing solution are preferably made of one material selected from the group consisting of quartz and plastic.

- 20 [0025]

- In the wafer processing apparatus, at least
portions of constituent members of the processing bath and the wafer rotating means which may come into contact with the processing solution are preferably made of one
25 material selected from the group consisting of a

fluorine resin, vinyl chloride, polyethylene, polypropylene, polybutyleneterephthalate (PBT), and polyetheretherketone (PEEK).

[0026]

5 [Mode of Carrying Out the Invention]

Preferred embodiments of the present invention will be described in detail below with reference to the accompanying drawings.

[0027]

10 [First Embodiment]

Fig. 1 is a perspective view showing the schematic construction of a wafer processing apparatus according to the first embodiment of the present invention. Fig. 2 is a sectional view of the wafer processing apparatus shown in Fig. 1.

[0028]

In a wafer processing apparatus 100 according to this embodiment, portions which may come into contact with a processing solution are preferably made from quartz or plastic in accordance with the intended use. Preferable examples of the plastic are a fluorine resin, vinyl chloride, polyethylene, polypropylene, polybutyleneterephthalate (PBT), and polyetheretherketone (PEEK). Preferable examples of the fluorine resin are PVDF, PFA, and PTFE.

[0029]

This wafer processing apparatus 100 has a wafer processing bath 10, an overflow bath 20, an ultrasonic bath 30, and a wafer rotating mechanism (52 to 59) for
5 rotating wafers 40.

[0030]

To process wafers, the wafer processing bath 10 is filled with a processing solution (e.g., an etching solution or a cleaning solution). The overflow bath 20
10 for temporarily storing any processing solution overflowing from the wafer processing bath 10 is provided around the upper portion of the wafer processing bath 10. The processing solution temporarily stored in the overflow bath 20 is discharged from the
15 bottom portion of the overflow bath 20 to a circulator 21 through a discharge pipe 21a. The circulator 21 removes particles by filtering the discharged processing solution and supplies the processing solution to the bottom portion of the wafer processing bath 10 through a
20 supply pipe 21b. Consequently, particles in the wafer processing bath 10 are efficiently removed.

[0031]

The wafer processing bath 10 must have a depth by which the wafers 40 are completely dipped. This prevents
25 particles from attaching to the wafers 40 at the

interface between the processing solution and ambient atmosphere, and makes processing for the wafers 40 uniform.

[0032]

5 When wafers are processed by completely dipping them into the processing solution, and particles attach to the wafers in the processing solution, the particles easily return into the processing solution. However, if only parts of wafers are dipped into the processing
10 solution, particles attaching to the wafers at the interface between the processing solution and ambient atmosphere are hardly removed from the wafers, and exposed to ambient atmosphere while attaching to the wafers. Particles thus attaching to wafers are scarcely
15 removed from the wafers even by dipping the attached portions of the wafers into the processing solution again. Particularly, when the wafer surface is hydrophobic (e.g., a silicon wafer not having any silicon oxide film), particles completely attach to the
20 wafer surface and become more difficult to remove because the wafer surface is exposed to a dry atmosphere.

[0033]

 The ultrasonic bath 30 is arranged below the wafer processing bath 10. An ultrasonic source 31 is supported
25 by an adjusting mechanism 32 inside the ultrasonic bath

30. This adjusting mechanism 32 includes a mechanism for adjusting the vertical position of the ultrasonic source 31 and a mechanism for adjusting the horizontal position of the ultrasonic source 31, as mechanisms for adjusting
5 the relative positional relationship between the ultrasonic source 31 and the wafer processing bath 10 (wafers 40). By this mechanism, ultrasonic waves to be supplied to the wafer processing bath 10, more specifically, to the wafers 40 can be optimized. The
10 ultrasonic source 31 preferably has a function of adjusting the frequency or strength of ultrasonic waves to be generated. This further optimizes the supply of ultrasonic waves.

[0034]

15 Since the apparatus thus has the mechanism for optimizing the supply of ultrasonic waves to the wafers 40, various types of wafers can be processed. Swinging the ultrasonic source 31 by the adjusting mechanism 32 while the wafers 40 are processed can make processing
20 for the wafers 40 uniform. Changing the frequency of ultrasonic waves while the wafers 40 are processed can also make processing for the wafers 40 uniform.

[0035]

The ultrasonic bath 30 is filled with an ultrasonic
25 transmitting medium (e.g., water), and this ultrasonic

transmitting medium transmits ultrasonic waves to the wafer processing bath 10.

[0036]

The wafers 40 are held to be nearly perpendicular
5 to the bottom surface of the wafer processing bath 10 by a wafer holder 41. The wafer holder 41 is detachable from the wafer processing bath 10. The wafer holder 41 is suitably a carrier cassette generally used. The wafer holder 41 is set at a predetermined position by
10 positioning members 42 fixed to the bottom surface of the wafer processing bath 10.

[0037]

A wafer rotating member 50 for rotating the wafers 40 while vertically moving them is arranged below the
15 wafers 40. Fig. 3 is a perspective view showing an example of the construction of the wafer rotating member 50.

[0038]

In the wafer rotating member 50, two wafer rotating
20 rods 53 arranged substantially parallel to each other are coupled through connecting rods 54, and a rotating shaft 52 is coupled to almost the center of one connecting rod 54. The wafer rotating member 50 is pivotally supported at the rotating shaft 52 by a shaft
25 support portion 11. Note that another rotating shaft may

be arranged on the side opposite to the rotating shaft
52.

[0039]

The diameter of the wafer rotating rod 53 is set
5 much smaller than the diameter of a cylinder virtually
formed upon rotation of the wafer rotating rods 53. With
this setting, the transmission efficiency of a rotating
torque and ultrasonic waves to the wafers 40 can be
increased.

10 Standing waves, i.e., high- and low-strength
portions of ultrasonic waves are usually formed between
the bottom surface of the wafer processing bath 10 and
the liquid surface. In this wafer processing apparatus
100, however, processing for the wafers 40 can be made
15 uniform because the wafers 40 are rotated while being
vertically moved by rotation of the wafer rotating
member 50.

[0040]

Since the wafer rotating member 50 has the minimum
20 member which interrupts the transmission of ultrasonic
waves between the bottom surface of the wafer processing
bath 10 and the wafers 40, the transmission efficiency
of ultrasonic waves to the wafers 40 can be greatly
increased. The wafer rotating member 50 also has a
25 function of agitating the processing solution. This

agitation also makes processing for the wafers 40 uniform.

[0041]

The wafer rotating rod 53 preferably has a shape
5 that allows an increase in frictional force when it comes into contact with the wafers 40, in order to prevent the wafers 40 and the wafer rotating rod 53 from slipping upon applying ultrasonic waves.

[0042]

10 Figs. 6A and 6B are sectional views, respectively, showing another example of the construction of the wafer rotating rod 53. The wafer rotating rod 53 has many V-shaped grooves 53a in a saw form which engage with the wafers 40. By forming the surface of the wafer rotating
15 rod 53 into such a shape as to pinch the wafers 40, a slip between the wafers 40 and the wafer rotating rod 53 can be suppressed upon applying ultrasonic waves.

[0043]

Figs. 7A and 7B are sectional views, respectively,
20 showing still another example of the construction of the wafer rotating rod 53. The section of this wafer rotating rod 53 has a sine-wave shape. The wafer rotating rod 53 can come into substantially surface contact with the peripheral portions of the wafers 40,
25 and can pinch the wafers 40. Therefore, a slip between

the wafers 40 and the wafer rotating rod 53 is more effectively suppressed upon applying ultrasonic waves.

[0044]

Further, since this wafer rotating rod 53 does not
5 have any acute-angled portion, unlike the wafer rotating rod 53 shown in Figs. 6A and 6B, particles produced upon contact with the wafers 40 can be reduced. This effect can also be achieved by forming grooves 53c with a full-wave rectifying shape.

10 [0045]

Figs. 8A, 8B, and 8C are views each showing an example of the shape of the section of the wafer rotating rod 53. The section of the wafer rotating rod 53 can have various shapes. For example, its section may
15 have a circular shape as shown in Fig. 8A, an elliptic shape as shown in Fig. 8B, or a shape as shown in Fig. 8C.

[0046]

The rotating shaft 52 of the wafer rotating member
20 50 is preferably shifted from a position immediately below the barycenter of the wafers 40 toward the side wall of the wafer holder 41 (x-axis direction).

[0047]

Although the rotational direction of the wafer
25 rotating rods 53 is not particularly limited, it is

preferably a direction to lift the wafers 40 by the wafer rotating rod 53 closer to a position immediately below the barycenter of the wafers 40 (to be referred to as the lifting direction hereinafter), as shown in

5 Fig. 2. This is because, if the wafer rotating rods 53 are rotated in the lifting direction, a force acts on the wafers 40 substantially vertically, and hence friction between the wafers 40 and the side wall of the wafer holder 41 becomes small.

10 [0048]

Figs. 4A and 4B are views, respectively, showing the movement of the wafer 40 upon rotating the wafer rotating member 50 in the lifting direction. A direction A shows the lifting direction, and a direction B shows
15 the rotational direction of the wafer 40. The wafer 40 rotates in the direction B from the state in Fig. 4A while being substantially vertically lifted by the wafer rotating rod 53 on a side immediately below the barycenter of the wafer 40. The wafer 40 passes through
20 the state shown in Fig. 4B, and returns to the state shown in Fig. 4A after the wafer rotating rods 53 rotate through 180°. Accordingly, the wafer 40 rotates while swinging vertically.

[0049]

25 Since the wafer rotating member 50 rotates so as to

virtually form a cylinder by the two wafer rotating rods 53, it can properly transmit a rotating force to even a wafer having an orientation flat. Figs. 5A and 5B are views, respectively, showing the movement of a wafer 40
5 having an orientation flat.

[0050]

Not to interrupt the transmission of ultrasonic waves while the wafer 40 is efficiently rotated and vertically moved, the number of wafer rotating rods 53
10 is preferably two, as described above. However, the number of wafer rotating rods 53 may be one. Also in this case, the wafer 40 can be rotated and vertically moved. As far as the interruption of the transmission of ultrasonic waves can be allowed, the number of wafer
15 rotating rods 53 may be three or more (for example, they are cylindrically laid out).

[0051]

Fig. 9 is a view showing a mechanism for transmitting a driving torque generated by a motor 59 to
20 the rotating shaft 52 of the wafer rotating member 50. The driving torque generated by the motor 59 is transmitted to a crank 55 via a crank 58 and connecting rods 57. One end of the crank 55 is coupled to the rotating shaft 52 so as to fit thereon, whereas the
25 other end is pivotally supported by a bearing 58. The

rotating shaft 52 is pivotally supported by a bearing portion 11a formed in the shaft support portion 11, and rotates upon reception of the driving torque transmitted through the crank 55.

5 [0052]

The wafer rotating mechanism is not limited to the above construction, and suffices only to rotate the wafer rotating rods 11 in the same direction. For example, a bevel gear, a belt, or the like can replace
10 the crank mechanism in order to transmit a driving torque generated by the motor 19 to the wafer rotating member 40.

[0053]

In this embodiment, the shaft support portion 11
15 defines the wafer 40 side and the crank 55 side in order to prevent particles produced by friction between the crank 55 and the connecting rod 57 and friction between the crank 55 and the bearing 58 from flowing to the wafer 40 side.

20 [0054]

To more completely prevent particles from flowing to the wafer 40 side, the shaft support portion 11 is preferably extended to (or higher than) the upper end of the wafer processing bath 10 to divide the interior of
25 the wafer processing bath 10 into two parts.

[0055]

However, particles produced on the crank 55 side may flow to the wafer 40 side through the bearing portion 11a, or particles may be produced at the bearing
5 portion 11a.

[0056]

For this reason, the wafer processing apparatus 100 circulates the processing solution upward from the bottom portion of the wafer processing bath 10 by
10 arranging supply ports 21c for supplying the processing solution to the wafer processing bath 10, near the bottom portion of the wafer processing bath 10. Further, by arranging many supply ports 21c on the wafer 40 side, the wafer processing apparatus 100 adjusts the flowing
15 direction of the processing solution so as to prevent the processing solution on the crank 55 side from flowing to the wafer 40 side. Accordingly, contamination of the wafers 40 by particles produced on the crank 55 side can be reduced.

20 [0057]

The wafer processing apparatus 100 can also employ another means for preventing contamination of the wafers 40 by particles. For example, it is suitable to adjust the diameter of each supply port 21c.

25 [0058]

[Second Embodiment]

The second embodiment will exemplify a wafer processing method adopting the wafer processing apparatus according to the first embodiment, and a semiconductor substrate fabrication method including this wafer processing method as part of the process.

[0059]

Figs. 10A to 10F are views, respectively, showing the method of fabricating a semiconductor wafer. Roughly speaking, in this fabrication method, the first substrate is prepared by forming a porous silicon layer on a single-crystal silicon substrate, forming a non porous layer on the porous silicon layer, and preferably forming an insulating film on the non porous layer. The first structure and a second substrate prepared separately are so bonded as to sandwich the insulating film between them. After that, the single-crystal silicon substrate is removed from the back surface of the first substrate, and the porous silicon layer is etched to fabricate a semiconductor substrate.

[0060]

The method of fabricating a semiconductor substrate will be described in detail below with reference to Figs. 10A to 10F.

[0061]

A single-crystal Si substrate 501 for forming the first substrate is prepared, and a porous Si layer 502 is formed on the major surface of the single-crystal Si substrate 501 (Fig. 10A). At least one non porous layer
5 503 is formed on the porous Si layer 502 (Fig. 10B). Preferable examples of the non porous layer 503 are a single-crystal Si layer, a poly-Si layer, an amorphous Si layer, a metal film layer, a compound semiconductor layer, and a superconductor layer. An element such as
10 MOSFET may be formed on the non porous layer 503.
[0062]

An SiO₂ layer 504 is preferably formed as another non porous layer on the non porous layer 503, and used as the first substrate (Fig. 10C). The SiO₂ layer 504 is
15 useful because, when the first substrate and a second substrate 505 are bonded in the subsequent step, the interface energy at the bonded interface can be removed from an active layer.
[0063]

20 The first substrate and the second substrate 505 are tightly bonded at room temperature so as to sandwich the SiO₂ layer 504 between them (Fig. 10D). This bonding may be strengthened by performing anodic bonding, pressurization, or heat treatment, as needed, or a
25 combination of them.

[0064]

When a single-crystal Si layer is formed as the non porous layer 503, the first substrate is preferably bonded to the second substrate 505 after the SiO₂ layer 504 is formed on the surface of the single-crystal Si layer by thermal oxidization or the like.

[0065]

Preferable examples of the second substrate 505 are an Si substrate, a substrate having an SiO₂ layer formed on an Si substrate, a light-transmitting substrate such as a quartz substrate or the like, and a sapphire substrate. The second substrate 505 suffices to have a flat surface to be bonded, and may be another type of substrate.

15 [0066]

Fig. 10D shows the bonded state of the first and second substrates via the SiO₂ layer 504. The SiO₂ layer 504 need not be formed when the non porous layer 503 or the second substrate is not Si.

20 [0067]

In bonding, a thin insulating plate may be inserted between the first and second substrates.

[0068]

The first substrate is removed from the second substrate at the boundary of the porous Si layer 502

(Fig. 10E). The removal method includes the first method (of discarding the first substrate) using grinding, polishing, etching, or the like, and the second method of separating the first and second substrates at the boundary of the porous layer 502. In the second method, the first substrate can be recycled by removing porous Si left on the separated first substrate, and planarizing the surface of the first substrate, as needed.

10 [0069]

The porous Si layer 502 is selectively etched and removed (Fig. 10F). The wafer processing apparatus 100 is suitable for this etching. Since this wafer processing apparatus supplies ultrasonic waves while completely dipping a wafer (in this case, the wafer shown in Fig. 10E) into an etching solution and moving (e.g., rotating or vertically moving) it, the wafer is hardly contaminated by particles, and the etching is made uniform. According to this wafer processing apparatus, the etching time is shortened, and the etching selectivity between the non porous layer 503 and the porous layer 504 increases. The etching time is shortened because etching is promoted by ultrasonic waves, and the etching selectivity increases because the promotion of etching by ultrasonic waves is more

15
20
25

remarkable on the porous layer 504 than on the non porous layer 503.

[0070]

When the non porous layer 503 is single-crystal Si,
5 the following etching solutions are suited in addition to a general etching solution for Si.

[0071]

(a) hydrofluoric acid

(b) solution mixture prepared by adding at least
10 one of alcohol and hydrogen peroxide to hydrofluoric acid

(c) buffered hydrofluoric acid

(d) solution mixture prepared by adding at least
one of alcohol and hydrogen peroxide to buffered
15 hydrofluoric acid

(e) solution mixture of hydrofluoric acid, nitric acid, and acetic acid

Using these etching solutions, the porous layer 502 can be selectively etched to leave the underlying non
20 porous layer 503 (single-crystal Si). The porous layer 502 is readily selectively etched by these etching solutions because porous Si has an enormous surface area and hence etching of the porous Si progresses at a very high speed in comparison with the non porous Si layer.

25 [0072]

Fig. 10E schematically shows a semiconductor substrate obtained by the above fabrication method. According to this fabrication method, the flat non porous layer 503 (e.g., single-crystal Si layer) is
5 uniformly formed on the entire surface of the second substrate 505.

[0073]

For example, if an insulating substrate is employed as the second substrate 505, the semiconductor substrate
10 obtained by the above fabrication method is effectively used to form insulated electronic elements.

[0074]

Examples of the wafer processing performed by the wafer processing apparatus 100 and the semiconductor
15 wafer fabrication method including the wafer processing as part of the process will be described below.

[0075]

[Example 1]

This example is directed to cleaning processing.
20 [0076]

Wafers were set in the wafer processing bath 10 filled with ultrapure water, and ultrasonic waves of about 1 MHz were applied to clean the wafers while the wafers were rotated. By this cleaning, 90% or more of
25 particles on the wafer surfaces were removed. Also, this

removal of particles was done uniformly on the wafer surface.

[0077]

[Example 2]

5 This example concerns cleaning processing using a solution mixture of ammonia, hydrogen peroxide, and ultrapure water. Cleaning using this solution mixture is suited to particle removal from the surface of a silicon wafer.

10 [0078]

 Silicon wafers were set in the wafer processing bath 10 filled with a solution mixture of ammonia, hydrogen peroxide, and ultrapure water at about 80°C. While the wafers were rotated, ultrasonic waves of about
15 1 MHz were applied to clean the wafers. By this cleaning, 95% or more of particles were removed from the wafer surfaces. Also, this removal of particles was done uniformly on the wafer surface.

[0079]

20 [Example 3]

 This example pertains to etching of a silicon layer.

[0080]

 Silicon wafers were set in the wafer processing bath 10 filled with a solution mixture prepared by
25 mixing hydrofluoric acid, nitric acid, and acetic acid

at a ratio of 1 : 200 : 200. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied to etch the wafer surfaces for 30 sec. Consequently, the silicon wafers were uniformly etched by about 1.0 μm .

- 5 The uniformity of the etching rate was $\pm 5\%$ or less on the wafer surface and between the wafers.

[0081]

[Example 4]

This example relates to etching of an SiO_2 layer.

- 10 Hydrofluoric acid is suitable for the etching of an SiO_2 layer.

[0082]

- Wafers on which an SiO_2 layer was formed were set in the wafer processing bath 10 filled with 1.2% hydrofluoric acid. While the wafers were rotated, ultrasonic waves of about 0.5 MHz were applied to etch the SiO_2 layer for 30 sec. Consequently, the SiO_2 layer was uniformly etched by about 4 nm. The uniformity of the etching rate was $\pm 3\%$ or less on the wafer surface and between the wafers.
- 20

[0083]

[Example 5]

This example is about to etching of an Si_3N_4 layer.

- Hot concentrated phosphoric acid is suitable for the etching of an Si_3N_4 layer.
- 25

[0084]

Wafers on which an Si_3N_4 layer was formed were set in the wafer processing bath 10 filled with hot concentrated phosphoric acid. While the wafers were
5 rotated, ultrasonic waves of about 0.5 MHz were applied to etch the Si_3N_4 layer. Consequently, the Si_3N_4 layer was uniformly etched by about 100 nm. The uniformity of the etching rate was $\pm 3\%$ or less on the wafer surface and between the wafers.

10 [0085]

[Example 6]

This example exemplifies to etching of a porous silicon layer. A solution mixture of hydrofluoric acid, hydrogen peroxide, and ultrapure water is suitable for
15 the etching of a porous silicon layer.

[0086]

Wafers having a porous silicon layer were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and
20 ultrapure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous silicon layer. Consequently, the porous silicon layer was uniformly etched by 5 μm . The uniformity of the etching rate was $\pm 3\%$ or less on the
25 wafer surface and between the wafers.

[0087]

Note that the mechanism of etching of porous silicon is disclosed in K. Sakaguchi et al., Jpn. J. Appl. Phys. Vol. 34, part 1, No. 2B, 842-847 (1995).

5 According to this reference, porous silicon is etched when an etching solution penetrates into the pores of porous silicon by a capillary action and etches the walls of the pores. As the walls of the pores become thinner, these walls cannot support themselves beyond
10 some point. Finally, the porous layer entirely collapses to complete the etching.

[0088]

[Example 7]

This example concerns an SOI wafer fabrication
15 method. Figs. 10A to 10F are sectional views showing the steps of the SOI wafer fabrication method according to this example.

[0089]

First, a single-crystal Si substrate 501 for
20 forming a first substrate was anodized in an HF solution to form a porous Si layer 502 (Fig. 10A). The anodization conditions were as follows.

[0090]

Current density : 7 (mA/cm²)
25 Anodizing solution : HF : H₂O : C₂H₅OH = 1 : 1 : 1

Time : 11 (min)

Porous Si thickness : 12 (μm)

Subsequently, the resultant substrate was allowed to oxidize in an oxygen atmosphere at 400°C for 1 h. By this oxidation, the inner walls of pores of the porous Si layer 502 were covered with a thermal oxide film.
[0091]

A 0.30- μm thick single-crystal Si layer 503 was epitaxially grown on the porous Si layer 502 by a CVD (Chemical Vapor Deposition) process (Fig. 10B). The epitaxial growth conditions were as follows.
[0092]

Source gas: $\text{SiH}_2\text{Cl}_2/\text{H}_2$

Gas flow rates : 0.5/180 (l/min)

15 Gas pressure : 80 (Torr)

Temperature : 950 ($^{\circ}\text{C}$)

Growth rate : 0.3 ($\mu\text{m}/\text{min}$)

Next, a 200-nm thick SiO_2 layer 504 was formed on the single-crystal Si layer (epitaxial layer) 503 by thermal oxidation (Fig. 10C).
20

[0093]

The first substrate thus formed as shown in Fig. 10C and an Si substrate 505 as a second substrate were so bonded as to sandwich the SiO_2 layer 504
25 (Fig. 10D).

[0094]

The single-crystal Si substrate 501 was removed from the first substrate to expose the porous Si layer 502 (Fig. 10E).

5 [0095]

The wafers shown in Fig. 10E were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and ultrapure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous Si layer 502 (Fig. 10F). The uniformity of the etching rate of the porous Si layer 502 was $\pm 5\%$ or less on the wafer surface and between the wafers. By applying ultrasonic waves while wafers are rotated as described above, it is possible to uniformly promote the collapse (etching) of porous Si on the wafer surface and between the wafers.

[0096]

In the etching of the porous Si layer 502, the single-crystal Si layer (epitaxial layer) 503 functions as an etching stop layer. Therefore, the porous Si layer 502 is selectively etched on the entire surface of the wafer.

[0097]

That is, the rate at which the single-crystal Si layer 503 is etched by the etching solution described

above is very low, so the etching selectivity of the porous Si layer 502 to the single-crystal Si layer 503 is 10^5 or more. Accordingly, the etching amount of the single-crystal Si layer 503 is about a few tens of μm and practically negligible.

[0098]

Fig. 10F shows the SOI wafer obtained by the above steps. This SOI wafer has the $0.2\text{-}\mu\text{m}$ thick single-crystal Si layer 503 on the SiO_2 layer 504. The film thickness of this single-crystal Si layer 503 was measured at one hundred points over the entire surface and found to be $201\text{ nm} \pm 4\text{ nm}$.

[0099]

In this example, a heat treatment was further performed in a hydrogen atmosphere at 1100°C for about 1 h. When the surface roughness of the resultant SOI wafers was evaluated with an atomic force microscope (AFM), the root-mean-square of the surface roughness in a square region of $5\text{ }\mu\text{m}$ side was about 0.2 nm . This quality is equivalent to that of common Si wafers on the market.

[0100]

Also, after the above heat treatment the cross-sections of the SOI wafers were observed with a transmission electron microscope. As a consequence, no

new crystal defects were produced in the single-crystal Si layer 503, indicating that high crystallinity was maintained.

[0101]

5 It is possible to form an SiO₂ film on the single-crystal Si film (epitaxial layer) 503 of the first substance as described above, on the surface of the second substrate 505, or on both. In any of these cases, results similar to these described above were
10 obtained.

[0102]

 Furthermore, even when a light-transmitting wafer such as a quartz wafer was used as the second substrate, a high-quality SOI wafer could be formed by the above
15 fabrication steps. However, the heat treatment in the hydrogen atmosphere was performed at a temperature of 1,000°C or less in order to prevent slip in the single-crystal Si layer 503 caused by the difference between the thermal expansion coefficients of the quartz
20 (second substrate) and the single-crystal Si layer 503.

[0103]

[Example 8]

 This example is directed to another SOI wafer fabrication method. Fabrication steps which can be
25 expressed by drawings are the same as those shown in

Figs. 10A to 10F, so the method will be described below with reference to Figs. 10A to 10F.

[0104]

First, a single-crystal Si substrate 501 for
5 forming a first substrate was anodized in an HF solution to form a porous Si layer 502 (Fig. 10A). The anodization conditions were as follows.

[0105]

First stage:

10 Current density : 7 (mA/cm²)
Anodizing solution : HF : H₂O : C₂H₅OH = 1 : 1 : 1
Time : 5 (min)
Porous Si thickness : 5.5 (μm)

Second stage:

15 Current density : 21 (mA/cm²)
Anodizing solution : HF : H₂O : C₂H₅OH = 1 : 1 : 1
Time : 20 (sec)
Porous Si thickness : 0.5 (μm)

Subsequently, the resultant substrate was allowed
20 to oxidize in an oxygen atmosphere at 400°C for 1 h. By this oxidation, the inner walls of pores of the porous Si layer 502 were covered with a thermal oxide film.

[0106]

A 0.15-μm thick single-crystal Si layer 503 was
25 epitaxially grown on the porous Si layer 502 by a CVD

(Chemical Vapor Deposition) process (Fig. 10B). The epitaxial growth conditions were as follows.

[0107]

Source gas: $\text{SiH}_2\text{Cl}_2/\text{H}_2$

5 Gas flow rates : 0.5/180 (l/min)

Gas pressure : 80 (Torr)

Temperature : 950 ($^{\circ}\text{C}$)

Growth rate : 0.3 ($\mu\text{m}/\text{min}$)

Next, a 100-nm thick SiO_2 layer 504 was formed on
10 the single-crystal Si layer (epitaxial layer) 503 by
oxidation (Fig. 10C).

[0108]

The first substrate thus formed as shown in
Fig. 10C and a second Si substrate 505 were so bonded as
15 to sandwich the SiO_2 layer 504 (Fig. 10D).

[0109]

The bonded wafers was separated into two wafers
from the porous Si layer formed at a current density of
21 mA/cm^2 (second stage), thereby exposing the porous Si
20 layer 503 to the surface of the second substrate 505
(Fig. 10E). Examples of the method of separating the
bonded wafers are 1) mechanically pulling the two
substrates, 2) twisting the substrates, 3) pressurizing
the substrates, 4) driving a wedge between the
25 substrates, 5) peeling the substrates by oxidizing from

their end faces, 6) using thermal stress, and 7) applying ultrasonic waves, and it is possible to selectively use any of these methods.

[0110]

5 The wafers shown in Fig. 10E were set in the wafer processing bath 10 filled with a solution mixture of hydrofluoric acid, hydrogen peroxide, and ultrapure water. While the wafers were rotated, ultrasonic waves of about 0.25 MHz were applied to etch the porous Si
10 layer 502 (Fig. 10F). The uniformity of the etching rate of the porous Si layer 502 was $\pm 5\%$ or less on the wafer surface and between the wafers. By applying ultrasonic waves while wafers are rotated as described above, it is possible to uniformly promote the collapse (etching) of
15 porous Si on the wafer surface and between the wafers.

[0111]

In the etching of the porous Si layer 502, the single-crystal Si layer (epitaxial layer) 503 functions as an etching stop layer. Therefore, the porous Si layer
20 502 is selectively etched on the entire surface of the wafer.

[0112]

That is, the rate at which the single-crystal Si layer 503 is etched by the etching solution described
25 above is very low, so the etching selectivity of the

porous Si layer 502 to the single-crystal Si layer 503 is 10^5 or more. Accordingly, the etching amount of the single-crystal Si layer 503 is about a few tens of \approx and practically negligible.

5 [0113]

Fig. 10F shows the SOI wafer obtained by the above steps. This SOI wafer has the 0.1- μm thick single-crystal Si layer 503 on the SiO_2 layer 504. The film thickness of this single-crystal Si layer 503 was
10 measured at one hundred points over the entire surface and found to be $101 \text{ nm} \pm 3 \text{ nm}$.

[0114]

In this example, a heat treatment was further performed in a hydrogen atmosphere at $1,100^\circ\text{C}$ for about 1
15 h. When the surface roughness of the resultant SOI wafers was evaluated with an atomic force microscope (AFM), the root-mean-square of the surface roughness in a square region of 5 μm side was about 0.2 nm. This quality is equivalent to that of common Si wafers on the
20 market.

[0115]

Also, after the above heat treatment the cross-sections of the SOI wafers were observed with a transmission electron microscope. As a consequence, no
25 new crystal defects were produced in the single-crystal

Si layer 503, indicating that high crystallinity was maintained.

[0116]

It is possible to form an SiO_2 film on the
5 single-crystal Si film (epitaxial layer) 503 of the
first substrate as described above, on the surface of
the second substrate 505, or on both. In any of these
cases, results similar to these described above were
obtained.

10 [0117].

Furthermore, even when a light-transmitting wafer
such as a quartz wafer was used as the second substrate,
a high-quality SOI wafer could be formed by the above
fabrication steps. However, the heat treatment in the
15 hydrogen atmosphere was performed at a temperature of
1,000°C or less in order to prevent slip in the
single-crystal Si layer 503 caused by the difference
between the thermal expansion coefficients of the quartz
(second substrate) and the single-crystal Si layer 503.

20 [0118]

In this example, the first substrate (to be
referred to as the separated substrate hereinafter)
obtained by separating the bonded wafers into two wafers
can be reused. That is, the separated substrate can be
25 reused as the first or second substrate by selectively

etching the porous Si film remaining on the surface of the substrate by the same etching method as for the porous Si film described above and processing the resultant material (e.g., annealing in a hydrogen processing or a surface treatment such as surface polishing).

[0119]

In examples 7 and 8 described above, epitaxial growth is used to form a single-crystal Si layer on a porous Si layer. However, it is also possible to use other various methods such as CVD, MBE, sputtering, and liquid phase growth in the formation of a single-crystal Si layer.

[0120]

Also, a semiconductor layer of a single-crystal compound such as GaAs or InP can be formed on a porous Si layer by epitaxial growth. If this is the case, wafers suited to high-frequency devices such as "GaAs on Si" and "GaAs on Glass (Quartz)" and OEIC can be made.

[0121]

Furthermore, although a solution mixture of 49% hydrofluoric acid and 30% hydrogen peroxide is suitable for an etching solution for selectively etching a porous Si layer, the following etching solutions are also suited. This is so because porous Si has an enormous

surface area and hence can be readily selectively etched.

[0122]

(a) hydrofluoric acid

(b) solution mixture prepared by adding at least

5 one of alcohol and hydrogen peroxide to hydrofluoric acid

(c) buffered hydrofluoric acid

(d) solution mixture prepared by adding at least

one of alcohol and hydrogen peroxide to buffered

10 hydrofluoric acid

(e) solution mixture of hydrofluoric acid, nitric

acid, and acetic acid

Note that the other fabrication steps are not

limited to the conditions in the above examples, and so

15 other various conditions can be used.

[0123]

[Effect of the Invention]

The present invention can reduce contamination of wafers by particles and make wafer processing uniform.

20 [0124]

[Brief Description of the Drawings]

[Fig. 1]

Fig. 1 is a perspective view showing the schematic construction of a wafer processing apparatus according

25 to the first embodiment of the present invention;

[Fig. 2]

Fig. 2 is a sectional view of the wafer processing apparatus shown in Fig. 1;

[Fig. 3]

5 Fig. 3 is a perspective view showing an example of the construction of a wafer rotating member;

[Fig. 4]

Figs. 4A and 4B are views, respectively, showing the movement of a wafer when the wafer rotating member
10 is rotated in a lifting direction;

[Fig. 5]

Figs. 5A and 5B are views, respectively, showing the movement of a wafer having an orientation flat;

[Fig. 6]

15 Figs. 6A and 6B are sectional views, respectively, showing another example of the construction of a wafer rotating rod;

[Fig. 7]

Figs. 7A and 7B are sectional views, respectively,
20 showing still another example of the construction of the wafer rotating rod;

[Fig. 8]

Figs. 8A to 8C are views each showing an example of the shape of the section of the wafer rotating rod;

25 [Fig. 9]

Fig. 9 is a view showing a mechanism for transmitting a driving torque generated by a motor to the rotating shaft of the wafer rotating member; and [Fig. 10]

5 Figs. 10A to 10F are views, respectively, showing the method of fabricating a semiconductor wafer.

[Description of the Reference Numerals]

- 10 wafer processing bath
- 11 shaft support portion
- 10 11a bearing portion
- 20 overflow bath
- 21 circulator
- 21a discharge pipe
- 21b supply pipe
- 15 21c supply port
- 30 ultrasonic bath
- 31 ultrasonic source
- 32 adjusting mechanism
- 40 wafer
- 20 41 wafer holder
- 42 positioning member
- 50 wafer rotating member
- 52 rotating shaft
- 53 wafer rotating rod
- 25 53a-53c V-shaped groove

9-038080

- 54 connecting rod
- 55 crank
- 57 connecting rod
- 58 crank
- 5 59 motor
- 100 wafer processing apparatus
- 501 single-crystal Si substrate
- 502 porous Si layer
- 503 non porous layer
- 10 504 SiO₂ layer
- 505 second substrate

ABSTRACT OF THE DISCLOSURE

An ultrasonic bath (30) is arranged below a wafer processing bath (10). Wafers (40) are processed while ultrasonic waves are transmitted from the ultrasonic bath (30) to the wafer processing bath (10). The wafers (40) are processed while being entirely dipped into the wafer processing bath (10) and rotated by wafer rotating rods (53).

FIG. 2




FIG. 3




FIG. 4






FIG. 5

(a)



(b)





FIG. 6

(a)



(b)





FIG. 7

(a)



(b)






FIG. 8


(a)



(b)



(c)




[illegible]

FIG. 10

